



Copyright © 2000 Irvine Sensors Corporation Unpublished work - all rights reserved.



Copyright @ 2000 Irvine Sensors Corporation Unpublished work - all rights reserved.

11/15/00

AEP



1k) Apply field metal

11) Apply photoresist

1m) Image & develop photoresist. Gold electroplate

1n) Strip photoresist & field metal etch

NOTE: For additional layers, steps 1g through 1n are repeated.

PROPRIETARY INFORMATION Not to be duplicated, used, or disclosed in whole or part for any purpose other than evaluation. This restriction does not limit the right to use information contained herein if it is obtained from another source without restriction.


0 0 2 Reverse

2a) 2c) 2b) Solder Bumping Of Die IRVINE SENSORS CORPORATION 115 2a


Retrieve die

Apply underbump metalurgy


Apply solder bump



2b



145. 2c




PROPRIETARY INFORMATION Not to be duplicated, used, or disclosed in whole or part for any purpose other than evaluation. This restriction does not limit the right to use information contained herein if it is obtained from another source without restriction.

Copyright © 2000 Irvine Sensors Corporation Unpublished work - all rights reserved.

AEP

11/15/00




Copyright © 2000 Irvine Sensors Corporation Unpublished work - all rights reserved.

PROPRIETARY INFORMATION Not to be duplicated, used, or disclosed in whole or part for any purpose other than evaluation. This restriction does not limit the right to use information contained herein if it is obtained from another source without restriction. Underfill die Pot die 3b) 3c) Under fill die Potting 2 IRVINE SENSORS CORPORATION £ 3c

Copyright © 2000 Irvine Sensors Corporation Unpublished work - all rights reserved.

AEP 11/15/00



Copyright © 2000 Irvine Sensors Corporation Unpublished work - all rights reserved.

11/15/00

171 IRVINE SENSORS CORPORATION (-16 3h [14 3g

Etch polyimide to expose test pads 3g) [′]

Remove etch mask & test wafer 3h)


Dice wafer 3i)

PROPRIETARY INFORMATION Not to be duplicated, used, or disclosed in whole or part for any purpose other than evaluation. This restriction does not limit the right to use information contained herein if it is obtained from another source without restriction.

Copyright @ 2000 Irvine Sensors Corporation Unpublished work - all rights reserved.

AEP

High Volume Reverse NEO Process



General Process Steps

- Screen Print Electrically Conductive Epoxy on Built-Up Laminate Substrates Place Flip Chip Devices
- Cure Epoxy Underfill Devices
- Xfer. Mold Devices



High Volume Reverse NEO Process

2) Stacked Wafer Strip Assembly

General Process Steps

مرارط (6) Release Carrier Film from Substrate (If Required)


SRAM

Attach Memory and ASIC Wafers Cut/Saw Wafers to Strips

(V) 3) Stacked Wafer Strip Assembly

General Process Steps

9) Interconnect or Bus Wafers by Metallizing Wafer Stacks





Reverse NEO Process Q High Volum

General Process Steps

4) Thinned and Sawed Assembly

Flash

10) Thin Stack Assembly

5) Thinned and Sawed Assembly

SRAM Flash 4.08 of St.

General Process Steps

12121

Solder Bump Stack Singulate (Saw) into Individual Stacks

